American Journal of Networks and Communications

| Peer-Reviewed |

Ghais El Zein. MIMO Hardware Simulator Design for Heterogeneous Indoor Environments Using Tgn Channel Models

Received: 09 January 2013    Accepted:     Published: 30 December 2012
Views:       Downloads:

Share This Article

Abstract

A wireless communication system can be tested either in actual conditions or by using a hardware simulator reproducing actual conditions. With a hardware simulator it is possible to freely simulate a desired type of a radio channel. This paper presents new frequency domain and time domain architectures for the digital block of a hardware simulator of Multiple-Input Multiple-Output (MIMO) propagation channels. This simulator can be used for Wireless Local Area Networks (WLAN) 802.11ac applications. It characterizes an indoor scenario using TGn channel models. After the description of the general characteristics of the hardware simulator, the new architectures of the digital block are presented and designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latency are analyzed.

DOI 10.11648/j.ajnc.20120101.12
Published in American Journal of Networks and Communications (Volume 1, Issue 1, December 2012)
Page(s) 7-16
Creative Commons

This is an Open Access article, distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution and reproduction in any medium or format, provided the original work is properly cited.

Copyright

Copyright © The Author(s), 2024. Published by Science Publishing Group

Keywords

Hardware simulator; MIMO radio channel; FPGA; 802.11ac signal; Time-varying TGn channel models

References
[1] Wireless Channel Emulator, Spirent Communications, 2006.
[2] Baseband Fading Simulator ABFS, Reduced costs through baseband simulation, Rohde & Schwarz, 1999.
[3] A. S. Behbahani, R. Merched, and A. Eltawil, "Optimizations of a MIMO relay network," IEEE, vol. 56, no. 10, pp. 5062–5073, Oct. 2008.
[4] B. A. Cetiner, E. Sengul, E. Akay, and E. Ayanoglu, "A MIMO system with multifunctional reconfigurable antennas," IEEE Antennas Wireless Propag. Lett., vol. 5, no. 1, pp. 463–466, Dec. 2006.
[5] Xilinx: FPGA, CPLD and EPP solutions, www.xilinx.com.
[6] P. Murphy, F. Lou, A. Sabharwal, P. Frantz, "An FPGA Based Rapid Prototyping Platform for MIMO Systems", Asilomar Conf. on Signals, Systems and Computers, ACSSC, vol. 1, pp. 900-904, 9-12 Nov. 2003.
[7] P. Murphy, F. Lou, J. P. Frantz, "A hardware testbed for the implementation and evaluation of MIMO algorithms", Conf. on Mobile and Wireless Communications Networks, Singa-pore, 27-29 Oct. 2003.
[8] V. Erceg et al., "TGn Channel Models", IEEE 802.11- 03/940r4, May 10, 2004.
[9] Agilent Technologies, "Advanced design system – LTE channel model - R4-070872 3GPP TR 36.803 v0.3.0", 2008.
[10] G. El Zein, R. Cosquer, J. Guillet, H. Farhat, F. Sagnard, "Characterization and modeling of the MIMO propagation channel: an overview" European Conference on Wireless Technology, ECWT, 2005.
[11] H. Farhat, R. Cosquer, G. El Zein, "On MIMO channel characterization for future wireless communication systems", 4G Mobile & Wireless Comm.Tech., River Publishers, Aal-borg, Denmark, 2008.
[12] S. Picol, G. Zaharia, D. Houzet and G. El Zein, "Hardware simulator for MIMO radio channels: Design and features of the digital block", Proc. of IEEE VTC-Fall 2008, Calgary, Canada, 2008.
[13] S. Picol, G. Zaharia, D. Houzet and G. El Zein, "Design of the digital block of a hardware simulator for MIMO radio channels", IEEE PIMRC, Helsinki, Finland, 2006.
[14] D. Umansky, M. Patzold, "Design of Measurement-Based Stochastic Wideband MIMO Channel Simulators", IEEE Globecom, Honolulu, Hawai, 30 Nov. - 4 Dec. 2009.
[15] H. Eslami, S.V. Tran and A.M. Eltawil, "Design and imple-mentation of a scalable channel Emulator for wideband MIMO systems", IEEE Trans. on Vehicular Technology, vol. 58, no. 9, pp. 4698-4708, Nov. 2009.
[16] S. Fouladi Fard, A. Alimohammad, B. Cockburn, C. Schlegel, "A single FPGA filter-based multipath fading emulator", VTC-Fall, Canada, 2009.
[17] B. Habib, G. Zaharia, G. El Zein, "MIMO hardware simulator: digital block design for 802.11ac applications with TGn channel model test", IEEE VTC Spring, Yokohama, Japan, May 2012.
[18] B. Habib, G. Zaharia, G. El Zein, "Hardware simulator: Digital block design for time-varying MIMO channels with TGn model B test", IEEE ICT, Lebanon, April 2012.
[19] B. Habib, G. Zaharia, G. El Zein, "Digital block design of MIMO hardware simulator for LTE applications", IEEE ICC, Ottawa, Canada, June 2012.
[20] A. Damnjanovic, et al., "A survey on 3GPP heterogeneous networks", IEEE Wireless Communications, Qualcomm inc., June 2011.
[21] B. Habib, H. Farhat, G. Zaharia, G. El Zein, "Hardware Simulator Design for MIMO Propagation Channel on Ship-board at 2.2 GHz", Journal of Wireless Personal Communi-cations, 2012, doi: 10.1007/s11277-012-0954-2.
[22] B. Habib, H. Farhat, G. Zaharia, G. El Zein, "MIMO Hardware Simulator Using Standard Channel Models and Measurement Data at 2.2 and 3.5 GHz", Journal of Communication and Computer, 2013, JCC- E20121101-3.
[23] W. C. Jakes, "Microwave mobile communications", Wiley & Sons, New York, Feb. 1975.
[24] J. P. Kermoal, L. Schumacher, K. I. Pedersen, P. E. Mogensen, F. Frederiksen, "A stochastic MIMO radio channel model with experimental validation", IEEE Journal on Selected Areas of Commun., Vol. 20, No. 6, Aug. 2002, pp. 1211-1226.
[25] Q. H. Spencer, et al., "Modeling the statistical time and angle of arrival characteristics of an indoor environment", IEEE J. Select. Areas Commun., Vol. 18, No. 3, March 2000, pp. 347-360.
[26] C-C. Chong, D. I. Laurenson, S. McLaughlin, "Statistical Characterization of the 5.2 GHz wideband directional indoor propagation channels with clustering and correlation proper-ties", in proc. IEEE Veh. Technol. Conf., Vol. 1, Sept. 2002, pp. 629-633.
[27] B. Habib, G. Zaharia and G. El Zein, "Improved Frequency Domain Architecture for the Digital Block of a Hardware Simulator for MIMO Radio Channels", IEEE 978-1-61284-943-0, ISSCS June 2011.
[28] "ModelSim - Advanced Simulation and Debugging", http://model.com
Author Information
  • Institute of Electronics and Telecommunications of Rennes, IETR, UMR CNRS 6164, Rennes, France

  • Institute of Electronics and Telecommunications of Rennes, IETR, UMR CNRS 6164, Rennes, France

  • Institute of Electronics and Telecommunications of Rennes, IETR, UMR CNRS 6164, Rennes, France

Cite This Article
  • APA Style

    Bachir Habib, Gheorghe Zaharia, Ghais El Zein. (2012). Ghais El Zein. MIMO Hardware Simulator Design for Heterogeneous Indoor Environments Using Tgn Channel Models. American Journal of Networks and Communications, 1(1), 7-16. https://doi.org/10.11648/j.ajnc.20120101.12

    Copy | Download

    ACS Style

    Bachir Habib; Gheorghe Zaharia; Ghais El Zein. Ghais El Zein. MIMO Hardware Simulator Design for Heterogeneous Indoor Environments Using Tgn Channel Models. Am. J. Netw. Commun. 2012, 1(1), 7-16. doi: 10.11648/j.ajnc.20120101.12

    Copy | Download

    AMA Style

    Bachir Habib, Gheorghe Zaharia, Ghais El Zein. Ghais El Zein. MIMO Hardware Simulator Design for Heterogeneous Indoor Environments Using Tgn Channel Models. Am J Netw Commun. 2012;1(1):7-16. doi: 10.11648/j.ajnc.20120101.12

    Copy | Download

  • @article{10.11648/j.ajnc.20120101.12,
      author = {Bachir Habib and Gheorghe Zaharia and Ghais El Zein},
      title = {Ghais El Zein. MIMO Hardware Simulator Design for Heterogeneous Indoor Environments Using Tgn Channel Models},
      journal = {American Journal of Networks and Communications},
      volume = {1},
      number = {1},
      pages = {7-16},
      doi = {10.11648/j.ajnc.20120101.12},
      url = {https://doi.org/10.11648/j.ajnc.20120101.12},
      eprint = {https://download.sciencepg.com/pdf/10.11648.j.ajnc.20120101.12},
      abstract = {A wireless communication system can be tested either in actual conditions or by using a hardware simulator reproducing actual conditions. With a hardware simulator it is possible to freely simulate a desired type of a radio channel. This paper presents new frequency domain and time domain architectures for the digital block of a hardware simulator of Multiple-Input Multiple-Output (MIMO) propagation channels. This simulator can be used for Wireless Local Area Networks (WLAN) 802.11ac applications. It characterizes an indoor scenario using TGn channel models. After the description of the general characteristics of the hardware simulator, the new architectures of the digital block are presented and designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latency are analyzed.},
     year = {2012}
    }
    

    Copy | Download

  • TY  - JOUR
    T1  - Ghais El Zein. MIMO Hardware Simulator Design for Heterogeneous Indoor Environments Using Tgn Channel Models
    AU  - Bachir Habib
    AU  - Gheorghe Zaharia
    AU  - Ghais El Zein
    Y1  - 2012/12/30
    PY  - 2012
    N1  - https://doi.org/10.11648/j.ajnc.20120101.12
    DO  - 10.11648/j.ajnc.20120101.12
    T2  - American Journal of Networks and Communications
    JF  - American Journal of Networks and Communications
    JO  - American Journal of Networks and Communications
    SP  - 7
    EP  - 16
    PB  - Science Publishing Group
    SN  - 2326-8964
    UR  - https://doi.org/10.11648/j.ajnc.20120101.12
    AB  - A wireless communication system can be tested either in actual conditions or by using a hardware simulator reproducing actual conditions. With a hardware simulator it is possible to freely simulate a desired type of a radio channel. This paper presents new frequency domain and time domain architectures for the digital block of a hardware simulator of Multiple-Input Multiple-Output (MIMO) propagation channels. This simulator can be used for Wireless Local Area Networks (WLAN) 802.11ac applications. It characterizes an indoor scenario using TGn channel models. After the description of the general characteristics of the hardware simulator, the new architectures of the digital block are presented and designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latency are analyzed.
    VL  - 1
    IS  - 1
    ER  - 

    Copy | Download

  • Sections