High linearity CMOS variable gain amplifier for UWB applications

I. L. Abdalla; Y. A. Khalaf; F. A. Farag

doi:doi:10.11648/j.cssp.20120101.11

| Peer-Reviewed

High linearity CMOS variable gain amplifier for UWB applications

I. L. Abdalla, Y. A. Khalaf, F. A. Farag

Published in Science Journal of Circuits, Systems and Signal Processing (Volume 1, Issue 1)

Received: 16 December 2012 Accepted: Published: 30 December 2012

Views: Downloads:

Download PDF

Share This Article

Twitter
Linked In
Facebook

Abstract

A large dynamic-range Programmable Variable Gain Amplifier (PVGA) suitable for Ultra Wide Band (UWB) applications is presented. The PVGA is composed of three programmable variable gain amplifier stages followed by an output buffer. Such wide bandwidth allows our proposed PVGA to be used in multi-standard protocols. Power reduction is developed for the variable gain amplifier stages. Thorough analyses of the mid-band gain and noise are presented; and design tradeoffs are carefully handled. The PVGA circuit is designed and simulated in 0.13 µm IBM-CMOS process; the overall PVGA with buffer consumes 25 mA from a 1.5 V supply. The PVGA achieves 54.5 dB dynamic-range (DR), 17.6 dBm IIP3, -42.31 dB THD at peak-to-peak differential output voltage of 1 V, and frequency 400 MHz Moreover; the pro-posed circuit reports a good noise performance; the average integrated noise is 121.6 nV/Hz at minimum gain of -0.5 dB.

Published in	Science Journal of Circuits, Systems and Signal Processing (Volume 1, Issue 1)
DOI	10.11648/j.cssp.20120101.11
Page(s)	1-8
Creative Commons	This is an Open Access article, distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution and reproduction in any medium or format, provided the original work is properly cited.
Copyright	Copyright © The Author(s), 2024. Published by Science Publishing Group

Keywords

Automatic Gain Control (AGC), Variable Gain Amplifier (VGA), Programmable Variable Gain Amplifier (PVGA), Digitally-controlled Variable Gain Amplifier (DVGA), Buffer, CMOS Analog Integrated Circuits, Low Voltage, Wide Bandwidth

References

[1]	J. K. Kwon, K. D. Kim, W. C. Song, and G. H. Cho, "Wide-band high dynamic range CMOS variable gain amplifier for low voltage and low power wireless applications," Electron. Lett., vol. 39, no. 10, pp. 759–760, Mar. 2003.
[2]	T. Yamaji, N. Kanou, and T. Itakura, "A temperature-stable CMOS variable-gain amplifier with 80-dB linearly controlled gain range," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 553–558, May 2002.
[3]	W. M. Christopher, "A variable gain CMOS amplifier with exponential gain control," in VLSI Circuits Tech. Dig. Symp., pp. 146–149, Jun. 2000.
[4]	P. Huang, L. Y. Chiou, and C. K.Wang, "A 3.3-V CMOS wideband exponential control variable-gain-amplifier," in Proc. IEEE Int. Circuits Syst. Symp., pp. I-285–I-288, May 1998.
[5]	M. M. Green and S. Joshi, "A 1.5 V CMOS VGA based on pseudodifferential structures," in Proc. IEEE Int. Circuits Syst. Symp., pp. IV-461–IV-464, May 2000.
[6]	P. Orsatti, F. Piazza, and Q. Huang, "A 71-MHz CMOS IF-baseband strip for GSM," IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 104–108, Jan. 2000.
[7]	H. O. Elwan and M. Ismail, "Digitally programmable deci-bel-linear CMOS VGA for low-power mixed-signal applica-tions," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 5, pp. 388–398, May 2000.
[8]	J. M. Khoury, "On the design of constant settling time AGC circuit," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 283–294, Mar. 1998.
[9]	I. L. Abdel-Hafez, Yaser A. Khalaf, and F. A. Farag, "CMOS buffer amplifier for wide bandwidth applications," IEEE International Conference on Design and Technology of Integrated Systems in NanoScale Era (DTIS’7), pp. 56-59, September 2007.
[10]	Ramón González Carvajal, Jaime Ramírez-Angulo, ,Antonio J. López-Martín, Antonio Torralba,, Juan Antonio Gómez Galán,Alfonso Carlosena, , and Fernando Muñoz Chavero," The flipped voltage follower: a useful cell for low-voltage low-power circuit design," IEEE transactions on circuits and systems I: vol. 52, no. 7, July 2005.
[11]	J. J. F. Rijns, "CMOS low-distortion high-frequency varia-ble-gain amplifier," IEEE journal of solid-st/,te circuits, vol. 31, no. 7, July 1996.
[12]	Kornika Moolpho and Jitkasame Ngarmnil, "Low voltage high-performance class-ab fgmos buffer," Circuits and Sys-tems, APCCAS 2006. IEEE Asia Pacific Conference, pp.1779 – 1782, Dec. 2006.
[13]	Chih-Wen Lu and Yen-Chung Huang, "1.5 V large-driving class-AB buffer amplifier with quiescent current control," Electronics Letters 8th, Vol. 40 No. 1, Jan. 2004
[14]	S. Baswa, A.J. Lo´pez-Martı´n, R.G. Carvajal, and J. Ramı´rez-Angulo, "Low-voltage power-efficient adaptive biasing for CMOS amplifiers and buffers," Electronics Let-ters 19th, Vol. 40 No. 4, Feb. 2004.
[15]	Kh. Hadidi, J. Sobhi, A. Hasankhaan, D. Muramatsu, and T. Matsumoto, "A novel highly linear CMOS buffer," Elec-tronics, Circuits and Systems, 1998 IEEE International Con-ference on Volume 3, 7-10, PP. 369 - 371 vol.3 , Sept. 1998.
[16]	Seunghyun Jang, Seung-Sik Lee, Sang-Sung Choi, and Kwang-Chun Lee,"A CMOS Baseband Receiver for Wire-less Broadband Communications," Feb. 7-10, 2010 ICACT 2010.
[17]	Yen Ju The, Choong Foo Chung, and M. Annamalai Arasu, "A 3-47dB gain, +20dBm IIP3, 400MHz VGA for a pulse-based UWB in 0.18μm CMOS," ISIC 2009.
[18]	J. Cheng, F.Y. Huang*, L.H. Wu, Y. Tian, and N. Jiang, "A High-linearity, 60-dB Variable Gain Amplifier with Dual DC-offset Cancellation for UWB Systems," Sept. 4, WI-COM.2009.
[19]	Chan Tat Fu and Luong, H., "A CMOS linear-in-dB high-linearity variable-gain amplifier for UWB receivers," Solid-State Circuits Conference, 2007. ASSCC '07.

Cite This Article

Plain Text BibTeX RIS

APA Style

I. L. Abdalla, Y. A. Khalaf, F. A. Farag. (2012). High linearity CMOS variable gain amplifier for UWB applications. Science Journal of Circuits, Systems and Signal Processing, 1(1), 1-8. https://doi.org/10.11648/j.cssp.20120101.11

Copy | Download

ACS Style

I. L. Abdalla; Y. A. Khalaf; F. A. Farag. High linearity CMOS variable gain amplifier for UWB applications. Sci. J. Circuits Syst. Signal Process. 2012, 1(1), 1-8. doi: 10.11648/j.cssp.20120101.11

Copy | Download

AMA Style

I. L. Abdalla, Y. A. Khalaf, F. A. Farag. High linearity CMOS variable gain amplifier for UWB applications. Sci J Circuits Syst Signal Process. 2012;1(1):1-8. doi: 10.11648/j.cssp.20120101.11

Copy | Download

@article{10.11648/j.cssp.20120101.11,
  author = {I. L. Abdalla and Y. A. Khalaf and F. A. Farag},
  title = {High linearity CMOS variable gain amplifier for UWB applications},
  journal = {Science Journal of Circuits, Systems and Signal Processing},
  volume = {1},
  number = {1},
  pages = {1-8},
  doi = {10.11648/j.cssp.20120101.11},
  url = {https://doi.org/10.11648/j.cssp.20120101.11},
  eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.cssp.20120101.11},
  abstract = {A large dynamic-range Programmable Variable Gain Amplifier (PVGA) suitable for Ultra Wide Band (UWB) applications is presented. The PVGA is composed of three programmable variable gain amplifier stages followed by an output buffer. Such wide bandwidth allows our proposed PVGA to be used in multi-standard protocols. Power reduction is developed for the variable gain amplifier stages. Thorough analyses of the mid-band gain and noise are presented; and design tradeoffs are carefully handled. The PVGA circuit is designed and simulated in 0.13 µm IBM-CMOS process; the overall PVGA with buffer consumes 25 mA from a 1.5 V supply. The PVGA achieves 54.5 dB dynamic-range (DR), 17.6 dBm IIP3, -42.31 dB THD at peak-to-peak differential output voltage of 1 V, and frequency 400 MHz Moreover; the pro-posed circuit reports a good noise performance; the average integrated noise is 121.6 nV/Hz at minimum gain of -0.5 dB.},
 year = {2012}
}

Copy | Download

TY  - JOUR
T1  - High linearity CMOS variable gain amplifier for UWB applications
AU  - I. L. Abdalla
AU  - Y. A. Khalaf
AU  - F. A. Farag
Y1  - 2012/12/30
PY  - 2012
N1  - https://doi.org/10.11648/j.cssp.20120101.11
DO  - 10.11648/j.cssp.20120101.11
T2  - Science Journal of Circuits, Systems and Signal Processing
JF  - Science Journal of Circuits, Systems and Signal Processing
JO  - Science Journal of Circuits, Systems and Signal Processing
SP  - 1
EP  - 8
PB  - Science Publishing Group
SN  - 2326-9073
UR  - https://doi.org/10.11648/j.cssp.20120101.11
AB  - A large dynamic-range Programmable Variable Gain Amplifier (PVGA) suitable for Ultra Wide Band (UWB) applications is presented. The PVGA is composed of three programmable variable gain amplifier stages followed by an output buffer. Such wide bandwidth allows our proposed PVGA to be used in multi-standard protocols. Power reduction is developed for the variable gain amplifier stages. Thorough analyses of the mid-band gain and noise are presented; and design tradeoffs are carefully handled. The PVGA circuit is designed and simulated in 0.13 µm IBM-CMOS process; the overall PVGA with buffer consumes 25 mA from a 1.5 V supply. The PVGA achieves 54.5 dB dynamic-range (DR), 17.6 dBm IIP3, -42.31 dB THD at peak-to-peak differential output voltage of 1 V, and frequency 400 MHz Moreover; the pro-posed circuit reports a good noise performance; the average integrated noise is 121.6 nV/Hz at minimum gain of -0.5 dB.
VL  - 1
IS  - 1
ER  -

Copy | Download

Author Information

I. L. Abdalla

Electronics and Communication, Egypt-Japan University for Science and Technology, Alexandria, Egypt
Y. A. Khalaf

Electronics and Communication, Zagazig University, Zagazig, Egypt
F. A. Farag

Electronics and Communication, Zagazig University, Zagazig, Egypt

Download PDF

Sections

Plain Text BibTeX RIS

APA Style

I. L. Abdalla, Y. A. Khalaf, F. A. Farag. (2012). High linearity CMOS variable gain amplifier for UWB applications. Science Journal of Circuits, Systems and Signal Processing, 1(1), 1-8. https://doi.org/10.11648/j.cssp.20120101.11

Copy | Download

ACS Style

I. L. Abdalla; Y. A. Khalaf; F. A. Farag. High linearity CMOS variable gain amplifier for UWB applications. Sci. J. Circuits Syst. Signal Process. 2012, 1(1), 1-8. doi: 10.11648/j.cssp.20120101.11

Copy | Download

AMA Style

I. L. Abdalla, Y. A. Khalaf, F. A. Farag. High linearity CMOS variable gain amplifier for UWB applications. Sci J Circuits Syst Signal Process. 2012;1(1):1-8. doi: 10.11648/j.cssp.20120101.11

Copy | Download

@article{10.11648/j.cssp.20120101.11,
  author = {I. L. Abdalla and Y. A. Khalaf and F. A. Farag},
  title = {High linearity CMOS variable gain amplifier for UWB applications},
  journal = {Science Journal of Circuits, Systems and Signal Processing},
  volume = {1},
  number = {1},
  pages = {1-8},
  doi = {10.11648/j.cssp.20120101.11},
  url = {https://doi.org/10.11648/j.cssp.20120101.11},
  eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.cssp.20120101.11},
  abstract = {A large dynamic-range Programmable Variable Gain Amplifier (PVGA) suitable for Ultra Wide Band (UWB) applications is presented. The PVGA is composed of three programmable variable gain amplifier stages followed by an output buffer. Such wide bandwidth allows our proposed PVGA to be used in multi-standard protocols. Power reduction is developed for the variable gain amplifier stages. Thorough analyses of the mid-band gain and noise are presented; and design tradeoffs are carefully handled. The PVGA circuit is designed and simulated in 0.13 µm IBM-CMOS process; the overall PVGA with buffer consumes 25 mA from a 1.5 V supply. The PVGA achieves 54.5 dB dynamic-range (DR), 17.6 dBm IIP3, -42.31 dB THD at peak-to-peak differential output voltage of 1 V, and frequency 400 MHz Moreover; the pro-posed circuit reports a good noise performance; the average integrated noise is 121.6 nV/Hz at minimum gain of -0.5 dB.},
 year = {2012}
}

Copy | Download

TY  - JOUR
T1  - High linearity CMOS variable gain amplifier for UWB applications
AU  - I. L. Abdalla
AU  - Y. A. Khalaf
AU  - F. A. Farag
Y1  - 2012/12/30
PY  - 2012
N1  - https://doi.org/10.11648/j.cssp.20120101.11
DO  - 10.11648/j.cssp.20120101.11
T2  - Science Journal of Circuits, Systems and Signal Processing
JF  - Science Journal of Circuits, Systems and Signal Processing
JO  - Science Journal of Circuits, Systems and Signal Processing
SP  - 1
EP  - 8
PB  - Science Publishing Group
SN  - 2326-9073
UR  - https://doi.org/10.11648/j.cssp.20120101.11
AB  - A large dynamic-range Programmable Variable Gain Amplifier (PVGA) suitable for Ultra Wide Band (UWB) applications is presented. The PVGA is composed of three programmable variable gain amplifier stages followed by an output buffer. Such wide bandwidth allows our proposed PVGA to be used in multi-standard protocols. Power reduction is developed for the variable gain amplifier stages. Thorough analyses of the mid-band gain and noise are presented; and design tradeoffs are carefully handled. The PVGA circuit is designed and simulated in 0.13 µm IBM-CMOS process; the overall PVGA with buffer consumes 25 mA from a 1.5 V supply. The PVGA achieves 54.5 dB dynamic-range (DR), 17.6 dBm IIP3, -42.31 dB THD at peak-to-peak differential output voltage of 1 V, and frequency 400 MHz Moreover; the pro-posed circuit reports a good noise performance; the average integrated noise is 121.6 nV/Hz at minimum gain of -0.5 dB.
VL  - 1
IS  - 1
ER  -

Copy | Download