A hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable and repeatable laboratory environment. This paper presents an overview of the digital block architectures of Multiple-Input Multiple-Output (MIMO) hardware simulators. First, the simple frequency architecture is presented and analyzed. Then, an improved frequency architecture, which works for streaming mode input signals, is considered. After, the time domain architecture is described and analyzed. The architectures of the digital block are presented and designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latencies are analyzed using Wireless Local Area Networks (WLAN) 802.11ac and Long Term Evolution System (LTE) signals. The frequency and the time approaches are compared and discussed, for indoor (using TGn channel models) and outdoor (using 3GPP-LTE channel models) environments. It is shown that the time domain architecture present the best solution for the design of the architecture of the hardware simulator digital block. Finally, a 2×2 MIMO time domain architecture is described and simulated with input signal that respects the bandwidth of the considered standards.
| Published in | Science Journal of Circuits, Systems and Signal Processing (Volume 2, Issue 2) |
| DOI | 10.11648/j.cssp.20130202.13 |
| Page(s) | 37-55 |
| Creative Commons |
This is an Open Access article, distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution and reproduction in any medium or format, provided the original work is properly cited. |
| Copyright |
Copyright © The Author(s), 2024. Published by Science Publishing Group |
Hardware Simulator, MIMO Radio Channel, FPGA, 802.11ac, LTE
| [1] | A. S. Behbahani, R. Merched, and A. Eltawil, "Optimizations of a MIMO relay network," IEEE, vol. 56, no. 10, pp. 5062–5073, Oct. 2008. |
| [2] | B. A. Cetiner, E. Sengul, E. Akay, and E. Ayanoglu, "A MIMO system with multifunctional reconfigurable antennas," IEEE Antennas Wireless Propag. Lett., vol. 5, no. 1, pp. 463–466, Dec. 2006. |
| [3] | Xilinx: FPGA, CPLD and EPP solutions, www.xilinx.com. |
| [4] | Wireless Channel Emulator, Spirent Communications, 2006. |
| [5] | Baseband Fading Simulator ABFS, Reduced costs through baseband simulation, Rohde & Schwarz, 1999. |
| [6] | P. Murphy, F. Lou, A. Sabharwal, P. Frantz, "An FPGA Based Rapid Prototyping Platform for MIMO Systems", Asilomar Conf. on Signals, Systems and Computers, ACSSC, vol. 1, pp. 900-904, 9-12 Nov. 2003. |
| [7] | P. Murphy, F. Lou, J. P. Frantz, "A hardware testbed for the implementation and evaluation of MIMO algorithms", Conf. on Mobile and Wireless Communications Networks, Singa-pore, 27-29 Oct. 2003. |
| [8] | V. Erceg et al., "TGn Channel Models", IEEE 802.11- 03/940r4, May 10, 2004. |
| [9] | Agilent Technologies, "Advanced design system – LTE channel model - R4-070872 3GPP TR 36.803 v0.3.0", 2008. |
| [10] | G. El Zein, R. Cosquer, J. Guillet, H. Farhat, F. Sagnard, "Characterization and modeling of the MIMO propagation channel: an overview" European Conference on Wireless Technology, ECWT, 2005. |
| [11] | H. Farhat, R. Cosquer, G. El Zein, "On MIMO channel characterization for future wireless communication systems", 4G Mobile & Wireless Comm.Tech., River Publishers, Aal-borg, Denmark, 2008. |
| [12] | B. Habib, H. Farhat, G. Zaharia, G. El Zein, "Hardware Simulator Design for MIMO Propagation Channel on Ship-board at 2.2 GHz", Springer, Journal of Wireless Personal Communications, 2012, doi: 10.1007/s11277-012-0954-2. |
| [13] | S. Picol, G. Zaharia, D. Houzet and G. El Zein, "Hardware simulator for MIMO radio channels: Design and features of the digital block", Proc. of IEEE VTC-Fall 2008, Calgary, Canada, 2008. |
| [14] | S. Picol, G. Zaharia, D. Houzet and G. El Zein, "Design of the digital block of a hardware simulator for MIMO radio channels", IEEE PIMRC, Helsinki, Finland, 2006. |
| [15] | D. Umansky, M. Patzold, "Design of Measurement-Based Stochastic Wideband MIMO Channel Simulators", IEEE Globecom, Honolulu, Hawai, 30 Nov. - 4 Dec. 2009. |
| [16] | H. Eslami, S.V. Tran and A.M. Eltawil, "Design and imple-mentation of a scalable channel Emulator for wideband MIMO systems", IEEE Trans. on Vehicular Technology, vol. 58, no. 9, pp. 4698-4708, Nov. 2009. |
| [17] | S. Fouladi Fard, A. Alimohammad, B. Cockburn, C. Schlegel, "A single FPGA filter-based multipath fading emulator", VTC-Fall, Canada, 2009. |
| [18] | B. Habib, G. Zaharia and G. El Zein, "MIMO Hardware Simulator: New Digital Block Design in Frequency Domain for Streaming Signals", Journal of Wireless Networking and Communications, Vol. 2, No. 4, 2012, pp. 55-65. |
| [19] | W. C. Jakes, "Microwave mobile communications", Wiley & Sons, New York, Feb. 1975. |
| [20] | J. P. Kermoal, L. Schumacher, K. I. Pedersen, P. E. Mogensen, F. Frederiksen, "A stochastic MIMO radio channel model with experimental validation", IEEE Journal on Selected Areas of Commun., Vol. 20, No. 6, Aug. 2002, pp. 1211-1226. |
| [21] | Q. H. Spencer, et al., "Modeling the statistical time and angle of arrival characteristics of an indoor environment", IEEE J. Select. Areas Commun., Vol. 18, No. 3, March 2000, pp. 347-360. |
| [22] | C-C. Chong, D. I. Laurenson, S. McLaughlin, "Statistical Characterization of the 5.2 GHz wideband directional indoor propagation channels with clustering and correlation proper-ties", in proc. IEEE Veh. Technol. Conf., Vol. 1, Sept. 2002, pp. 629-633. |
| [23] | "ModelSim - Advanced Simulation and Debugging", http://model.com. |
APA Style
Bachir Habib, Gheorghe Zaharia, Ghais El Zein. (2013). Hardware Simulator for MIMO Propagation Channels: Time Domain Versus Frequency Domain Architectures. Science Journal of Circuits, Systems and Signal Processing, 2(2), 37-55. https://doi.org/10.11648/j.cssp.20130202.13
ACS Style
Bachir Habib; Gheorghe Zaharia; Ghais El Zein. Hardware Simulator for MIMO Propagation Channels: Time Domain Versus Frequency Domain Architectures. Sci. J. Circuits Syst. Signal Process. 2013, 2(2), 37-55. doi: 10.11648/j.cssp.20130202.13
AMA Style
Bachir Habib, Gheorghe Zaharia, Ghais El Zein. Hardware Simulator for MIMO Propagation Channels: Time Domain Versus Frequency Domain Architectures. Sci J Circuits Syst Signal Process. 2013;2(2):37-55. doi: 10.11648/j.cssp.20130202.13
Share This Article
Twitter
Linked In
Facebook
Copy
Download@article{10.11648/j.cssp.20130202.13,
author = {Bachir Habib and Gheorghe Zaharia and Ghais El Zein},
title = {Hardware Simulator for MIMO Propagation Channels: Time Domain Versus Frequency Domain Architectures},
journal = {Science Journal of Circuits, Systems and Signal Processing},
volume = {2},
number = {2},
pages = {37-55},
doi = {10.11648/j.cssp.20130202.13},
url = {https://doi.org/10.11648/j.cssp.20130202.13},
eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.cssp.20130202.13},
abstract = {A hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable and repeatable laboratory environment. This paper presents an overview of the digital block architectures of Multiple-Input Multiple-Output (MIMO) hardware simulators. First, the simple frequency architecture is presented and analyzed. Then, an improved frequency architecture, which works for streaming mode input signals, is considered. After, the time domain architecture is described and analyzed. The architectures of the digital block are presented and designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latencies are analyzed using Wireless Local Area Networks (WLAN) 802.11ac and Long Term Evolution System (LTE) signals. The frequency and the time approaches are compared and discussed, for indoor (using TGn channel models) and outdoor (using 3GPP-LTE channel models) environments. It is shown that the time domain architecture present the best solution for the design of the architecture of the hardware simulator digital block. Finally, a 2×2 MIMO time domain architecture is described and simulated with input signal that respects the bandwidth of the considered standards.},
year = {2013}
}
TY - JOUR T1 - Hardware Simulator for MIMO Propagation Channels: Time Domain Versus Frequency Domain Architectures AU - Bachir Habib AU - Gheorghe Zaharia AU - Ghais El Zein Y1 - 2013/04/02 PY - 2013 N1 - https://doi.org/10.11648/j.cssp.20130202.13 DO - 10.11648/j.cssp.20130202.13 T2 - Science Journal of Circuits, Systems and Signal Processing JF - Science Journal of Circuits, Systems and Signal Processing JO - Science Journal of Circuits, Systems and Signal Processing SP - 37 EP - 55 PB - Science Publishing Group SN - 2326-9073 UR - https://doi.org/10.11648/j.cssp.20130202.13 AB - A hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable and repeatable laboratory environment. This paper presents an overview of the digital block architectures of Multiple-Input Multiple-Output (MIMO) hardware simulators. First, the simple frequency architecture is presented and analyzed. Then, an improved frequency architecture, which works for streaming mode input signals, is considered. After, the time domain architecture is described and analyzed. The architectures of the digital block are presented and designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latencies are analyzed using Wireless Local Area Networks (WLAN) 802.11ac and Long Term Evolution System (LTE) signals. The frequency and the time approaches are compared and discussed, for indoor (using TGn channel models) and outdoor (using 3GPP-LTE channel models) environments. It is shown that the time domain architecture present the best solution for the design of the architecture of the hardware simulator digital block. Finally, a 2×2 MIMO time domain architecture is described and simulated with input signal that respects the bandwidth of the considered standards. VL - 2 IS - 2 ER -
Information
Email: