Design of ALU and Code Converter Using Matrix Calculation
Pure and Applied Mathematics Journal
Volume 6, Issue 3, June 2017, Pages: 89-100
Received: Apr. 3, 2017; Accepted: Apr. 15, 2017; Published: May 27, 2017
Views 2243      Downloads 119
Authors
Nirina Gilbert Rasolofoson, Theoretical Physics Department, Institut National des Sciences et Techniques Nucléaires (INSTN-Madagascar), Antananarivo, Madagascar
Raoelina Andriambololona, Theoretical Physics Department, Institut National des Sciences et Techniques Nucléaires (INSTN-Madagascar), Antananarivo, Madagascar
Article Tools
Follow on us
Abstract
Arithmetic Logic Unit (ALU) is a fundamental building block of a central processing unit (CPU) in any computing system. The ALU is the hardware that performs logical (and, or, xor) and basic arithmetic (addition, subtraction, multiplication, division) operations. Thus, its construction requires techniques in which the treatment of operands should be consistent with operations rules. In this paper, ALU based on matrix calculation introduced and developed by Raoelina Andriambololona is proposed. These techniques aim to remove illogic and inconsistent appearing in the international writing numeration with the usual rules in arithmetic. We also propose the design of code converters which convert Binary to BCD (Binary Coded Decimal) code and vice versa using matrix calculation.
Keywords
ALU, Arithmetic, Numeration, Matrix Calculation, Code Converter
To cite this article
Nirina Gilbert Rasolofoson, Raoelina Andriambololona, Design of ALU and Code Converter Using Matrix Calculation, Pure and Applied Mathematics Journal. Vol. 6, No. 3, 2017, pp. 89-100. doi: 10.11648/j.pamj.20170603.11
Copyright
Copyright © 2017 Authors retain the copyright of this article.
This article is an open access article distributed under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0/) which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
References
[1]
Raoelina Andriambololona, “Théorie générale des numérations écrite et parlée". Bull. Acad. Malg. LXIV./1-2, Antananarivo, Madagascar, 1986.
[2]
Raoelina Andriambololona, "Théorie générale des numérations écrite et parlée. II Utilisation du calcul matriciel en arithmétique. Nouvelle proposition d’écriture, d’énoncé des règles d’addition et de multiplication des nombres.".Bull. Acad.Malg LXV/1-2, Antananarivo, Madagascar, 1987.
[3]
Raoelina Andriambololona, “Théorie générale des numérations écrite et parlée. II- Utilisation du calcul matriciel en arithmétique. Application au changement de bases de numération. Bull. Acad. Malg. LXV./1-2, Antananarivo, Madagascar ”, 1987 (1989).
[4]
Raoelina Andriambololona, Ravo Tokiniaina Ranaivoson, Wilfrid Chrysante Solofoarisina. Arithmetic and Matricial Calculation. Pure and Applied Mathematics Journal. Vol. 5, No. 3, 2016, pp. 82-86. doi: 10.11648/j.pamj.20160503.14.
[5]
Raoelina Andriambololona, Hanitriarivo Rakotoson “Mpikajy elekronika sy siantifika mampiasa ny fomba fanisana Malagasy (Electronic and scientific calculator based on malagasy counting method)”, communication at the Academie Malgache, Antananarivo Madagascar, 05 June 2008.
[6]
Raoelina Andriambololona, “Algèbre linéaire et multilinéaire”, Collection LIRA, INSTN-Madagascar, Antananarivo, Madagascar, 1986.
[7]
Priyanka Yadav, Gaurav Kumar, Sumita Gupta, “Design and Implementation of 4-Bit Arithmetic and Logic Unit Chip with the Constraint of Power Consumption”, IOSR Journal of Electronics and Communication Engineering, 2014.
[8]
M. Morris Mano, Charles Kime. “Logic and computer design fundamentals.” (4th ed.). Pearson, 2014.
[9]
Osama Al-Khaleel, Mohammad Al-Khaleel, Zakaria Al-QudahJ, Christos A. Papachristou, Khaldoon Mhaidat, Francis G. Wolff, “Fast binary/decimal adder/subtractor with a novel correction-free BCD addition”, Electronics, Circuits and Systems (ICECS), 2011.
[10]
Deshpande Akshay, Sanidhya Mohan Sharma, Lochan Anil Vyas and K. Sivasankaran. Design of Low Power and Area Efficient 4-bit Arithmetic and Logic Unit using Nanoscale FinFET. Indian Journal of Science and Technology, Vol 8(S2), 250-256, Jan 2015. doi:10.17485/ijst/2015/v8iS2/70759.
[11]
Sneh Lata Murotiya, Anu Gupta. Design of CNTFET-based 2-bit ternary ALU for nanoelectronics. International Journal of Electronics. Volume 101, 2014, Pages 1244-1257. http://dx.doi.org/10.1080/00207217.2013.828191.
[12]
Garima Rawat, Khyati Rathore, Siddharth Goyal. Design and analysis of ALU: Vedic mathematics approach. International Conference on Computing, Communication & Automation (ICCCA), 2015. doi: 10.1109/CCAA.2015.7148593.
[13]
Simge Öztunç, Ali Mutlu, Necdet Bildik, Computing Hypercrossed Complex Pairings in Digital Images, Abstract and Applied Analysis, Volume 2013 (2013), Article ID 675373, http://dx.doi.org/10.1155/2013/675373.
ADDRESS
Science Publishing Group
1 Rockefeller Plaza,
10th and 11th Floors,
New York, NY 10020
U.S.A.
Tel: (001)347-983-5186