New Delta Sigma Modulator Structure Using Second Order Filter in One Stage Technique
Journal of Electrical and Electronic Engineering
Volume 2, Issue 6, December 2014, Pages: 82-88
Received: Dec. 18, 2014;
Accepted: Jan. 6, 2015;
Published: Jan. 14, 2015
Views 2882 Downloads 177
M. Dashtbayazi, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran
M. Sabaghi, Laser and Optics Research School, Nuclear Science and Technology Research Institute (NSTRI), Tehran, Iran
M. Rezaei, Department of Electrical Engineering and Computer Engineering, Laval University, Quebec City, QC, Canada
S. Marjani, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran
In this paper, a new structure of delta sigma modulator has been proposed in which a second order filter in one stage technique has been taken into the account and a second order noise shaping method and a third order one have been designed by the proposed idea. In the proposed structure an OPAMP has been saved and since in a conventional delta sigma modulator OPAMPs consumes most of the power and takes very large area, the proposed idea causes less power consumption and also the chip area is minimized.
New Delta Sigma Modulator Structure Using Second Order Filter in One Stage Technique, Journal of Electrical and Electronic Engineering.
Vol. 2, No. 6,
2014, pp. 82-88.
L. Bos, G. Vandersteen, P. Rombouts, A. Geis, A. Morgado, Y. Rolain, G.V. Plas and J. Ryckaert, “Multirate cascaded discrete-time low-pass ΔΣ modulator for GSM/Bluetooth/UMTS,” IEEE J. Solid-State Circuits, vol. 45, pp. 1198-1208, June 2010.
L. Yao, M. S. J. Steyaert, and W. Sansen, “A 1-V 140-µW 88-dB audio sigma-delta modulator in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, pp. 1809-1818, Nov. 2004.
E. Fogleman, J. Welz, and I. Galton, “An audio ADC delta-sigma modulator with 100-dB peak SINAD and 102-dB DR using a second order mismatch-shaping DAC,” IEEE J. Solid-State Circuits, vol. 36, pp. 339-348, Mar. 2001.
D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
P. Malcovati, et al., “Behavioral modeling of switched-capacitor sigma-delta modulators,” in IEEE Trans. Circuits Syst. I, vol. 50, pp. 352 - 364, Mar 2003.
F. Cannillo, et al., “ 1.4 V 13 W83dBDRCT- modulator with dual-slope quantizer and PWM DAC for bio potential signal acquisition,” in Proc. ESSCIRC, pp. 267-270, Sept. 2011.
A. Nilchi and D. A. Johns, “A low-power Delta-Sigma modulator is using a charge-pump integrator,” in IEEE Trans. Circuits Syst. I, vol.60, pp.1310-1321, May 2013.
A.F. Yeknami, et al., “Low-Power DT ΔΣ Modulators Using SC Passive Filters in 65 nm CMOS,” in IEEE Trans. Circuits Syst. I, vol.61, pp.358-370, Feb. 2014.
Y. Chae and G. Han, “Low voltage, low power, inverter-based switched-capacitor Delta-Sigma modulator,” in IEEE J. Solid-State Circuits, vol. 44, pp. 458-472, Feb. 2009.
F. Michel and M. Steyaert, “ A 250 mV 7.5 W 61 dB SNDR SC modulator using near threshold voltage biased inverter amplifiers in 130 nm CMOS ” in IEEE J. Solid-State Circuits, vol. 47,pp.709-721, May 2012.
A.P. Perez, E. Bonizzoni and F. Maloberti, “A84dB SNDR 100 kHz Bandwidth Low Power Single Op-Amp Third-Order ΔΣ Modulator Consuming 140μW,” in IEEEISSCC Dig. Tech. Papers, pp.478-480, Feb. 2011.