International Journal of Information and Communication Sciences
Volume 3, Issue 1, March 2018, Pages: 1-10
Received: May 8, 2017;
Accepted: Nov. 22, 2017;
Published: Jan. 19, 2018
Views 1750 Downloads 112
Moorthi Kiruban, Department of ECE, Adhiparasakthi Engineering College, Melmaruvathur, Tamilnadu, India
Raja Jayamani, Department of ECE, Adhiparasakthi Engineering College, Melmaruvathur, Tamilnadu, India
Reconfigurability and low complexity are the two key requirements for finite impulse response (FIR) filters employed in multi standard wireless communication systems. In this article, a comparative study of various adaptive filter architectures, which includes BCSE architecture, constant shift method, programmable shift method, multiple constant method, DA based method are presented. This paper aims at study on efficient adaptive filter architecture in terms of area, EPS (energy per sample) and power. By comparing various methods it is observed that MCM structure involves significantly less area delay product and less energy per sample than the existing block implementation methods of direct- form structure for medium or large filter lengths. The MCM structure involves 14% less ADP and 13% less EPS than that of the existing direct- form block FIR structure.
A Comparative Study on FIR Filters for Reconfigurable Applications, International Journal of Information and Communication Sciences.
Vol. 3, No. 1,
2018, pp. 1-10.
Basant Kumar Mohanty and Pramod Kumar Meher, “ A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 2, february 2016.
Indranil Hatai, Indrajit Chakrabarti and Swapna Banerjee, “An efficient constant multiplier architecture Based on vertical-horizontal binary common Sub-expression elimination algorithm for Reconfigurable fir filter synthesis,” IEEE transactions on circuits and systems—i: regular papers, vol. 62, no. 4, April 2015.
Britto Pari J. and Joy Vasantha Rani S. P., “An optimized architecture For adaptive digital filter,” ARPN Journal of Engineering and Applied Sciences, vol. 10, no. 11, June 2015.
S. Y. Park and P. K. Meher, “Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 7, pp. 511–515, Jul. 2014.
B. K. Mohanty, P. K. Meher, S. Al-Maadeed, and A. Amira, “Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 1, pp. 120–133, Jan. 2014.
M. Surya Prakash and and Rafi Ahamed Shaik, “Low-Area and High-Throughput Architecture for an Adaptive Filter Using Distributed Arithmetic,” IEEE transactions on circuits and systems—II: express briefs, vol. 60, no. 11, November 2013.
B. K. Mohanty and P. K. Meher, “A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm,” IEEE Trans. Signal Process., vol. 61, no. 4, pp. 921–932, Feb. 2013.
R. Mahesh and A. P. Vinod, “New reconfigurable architectures for implementing FIR filters with low complexity,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 2, pp. 275–288, Feb. 2010.
P. K. Meher, “New approach to look-up-table design and memory based realization of FIR digital filter,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 3, pp. 592–603, Mar. 2010.
R. Mahesh and A. P. Vinod, “A new common sub-expression elimination algorithm for realizing low-complexity higher order digital filters,” IEEE Trans. Computer Aided Design Integrated Circuits Syst., vol. 27, no. 2, pp. 217–219, Feb. 2008.
S. J. Darak, S. K. P. Gopi, V. A. Prasad, and E. Lai, “Low-complexity reconfigurable fast filter bank for multi-standard wireless receivers,” IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 22, no. 5, pp. 1202–1206, May 2014.
C. Y. Yao, W. C. Hsia, and Y. H. Ho, “Designing hardware-efficient fixed-point FIR filters in an expanding sub-expression space,” IEEE Trans. Circuits and Systems I, Reg. Papers, vol. 61, no. 1, pp. 202–212, Jan. 2014.
J. G. Proakis and D. G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications. Upper Saddle River, NJ, USA: Prentice-Hall, 1996.
S. A. White, “Applications of distributed arithmetic to digital signal processing: A tutorial review,” IEEE ASSP Mag., vol. 6, no. 3, pp. 4–19, Jul. 1989.