Inverted Gate Vedic Multiplier in 90nm CMOS Technology
American Journal of Electrical and Computer Engineering
Volume 4, Issue 1, June 2020, Pages: 10-15
Received: Jun. 16, 2020;
Accepted: Jun. 30, 2020;
Published: Jul. 7, 2020
Views 368 Downloads 153
Chiranjit Rajendra Patel, Electronics and Communication, RNS Institute of Technology, Bengaluru, Karnataka, India
Vivek Bettadapura Adishesha, Electronics and Communication, RNS Institute of Technology, Bengaluru, Karnataka, India
Vivek Urankar, Electronics and Communication, RNS Institute of Technology, Bengaluru, Karnataka, India
Keshav Vaidyanathan Bharadwaj, Electronics and Communication, RNS Institute of Technology, Bengaluru, Karnataka, India
Follow on us
This paper proposes the design and implementation of an enhanced binary multiplication technique. Vedic Mathematics is a system of mathematics that was discovered by Indian mathematician Jagadguru Shri Bharathi Krishna Tirthalji in the period between 1911 and 1918. The main objective of this paper is to design an improved binary multiplier which is faster and low-powered. The performance of our proposed full adder design is proven to be more effective in comparison with the standard full adder cell both designed in 90nm. The proposed modified 2-Bit and 4-Bit Vedic multipliers also beat the existing Vedic multiplier based in Urdhva Tiryagbhyam sutra in terms of operating frequency, energy and area. ThedesignsareimplementedoncadenceVirtuoso90nmCMOStechnology operating at 2V supply. Comparedtotheexisting standard fulladderdesigns in 90nm, the proposed implementation has shown that it offers significant improvements in terms of power and speed consuming 60% less power and is able to operate 20% faster. The proposed 2-Bit multiplier operated at 2V is proven to be more effective. The design was further extended to realise a 4-Bit multiplier. The power consumed by the standard 4- Bit multiplier designed using standard 90nm cells was 361.2µW and the power consumed by the proposed 4-Bit multiplier design was found to be 290.2µW, which reflectsa 20% decrease in the power usage.
CMOS 90nm, Inverted Gate, Vedic Multiplier, Urdhva Tiryagbhayam, Carry Save Adder, Layout Design
To cite this article
Chiranjit Rajendra Patel,
Vivek Bettadapura Adishesha,
Keshav Vaidyanathan Bharadwaj,
Inverted Gate Vedic Multiplier in 90nm CMOS Technology, American Journal of Electrical and Computer Engineering.
Vol. 4, No. 1,
2020, pp. 10-15.
Copyright © 2020 Authors retain the copyright of this article.
This article is an open access article distributed under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0/
) which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja. Vedic mathematics: Sixteen simple Mathematical For- mulae from the Vedas. Delhi 1965.
Balraj Singh et al. “Analysis of CMOS based NAND and NOR Gates at 45 nm Technology”. International Journal of Electronics, Electrical and Computational System (IJEECS), Vol. 6 (Issue 4), April 2017.
Pawan Manoj Rathod et al. “Optimizing the Complex- ity of Matrix Multiplication Algorithm”. Interna- tional Journal of Engineering Research & Technology (IJERT), 5 (01), 2017.
MD. Belal Rashid et al. “VLSI Design and Implemen- tation of Binary Number Multiplier based on Urdhva Tiryagbhyam Sutra with reduced Delay and Area”. In- ternational Journal of Engineering Research and Tech- nology., 2013.
Harsha R et al. “Design of Vedic multiplier using Ur- dhva Tiryagbhyam Sutra”. International Journal of Advance Research, Ideas and Innovations in Technol- ogy, 5 (3), 2019.
Anuradha Singh and Neetu Gupta “Vedic mathematics For VLSI Design: A Review”. International Journal of Engineering Sciences & Research Technology, 2017.
Arish S and R. K. Sharma “An efficient binary mul- tiplier design for high speed applications using Karat- suba algorithm and Urdhva-Tiryagbhyam algorithm”. Global Conference on Communication Technologies (GCCT), pages 192–196, 2015.
N Janardan et al. “Implementation of 64 Bit Complex FloatingPoint Multiplier on FPGA using Vedic Math- ematics Sutra- Urdhva Tiryagbhyam”. International Journal of Innovative Technology and Exploring Engi- neering (IJITEE), 9 (04), 2020.
Chiranjit R Patel et al. “Vedic Multiplier in 45nm Tech- nology”. International Conference on Computing Methodologies and Communication (ICCMC), 2020.
Chandrashekara M N and Rohith S “Design of 8 Bit Vedic Multiplier Using Urdhva Tiryagbhyam Sutra With Modified Carry Save Adder”. International Con- ference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), 2019.
Sandesh Sharma and Vangmayee Sharda “Design and Analysis of 8-bit Vedic Multiplier in 90nm Technology using GDI Technique”. International Journal of Engi- neering &Technology, 2018.
Manikannan G et al. “Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates in 90nmTechnology”. International Conference on Tech- nical Advancements in Computers and Communica- tions, 2017.
Akshata R et al. “Analysis of Vedic Multipliers”. Inter- national Conference on Computing, Communicationas and Energy Systems (ICCES), 2016.
Neil H E Weste and David Money Harris. CMOS VLSI Design: A circuits and systems perpespective, 4 edi- tion. Pearson.
Adel S Sedra and Kenneth C Smith. Microelectronics Circuits Theory and Applications.
Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit. In Partha Bhat- tacharyya et al., editors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014.